



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/676,311	09/30/2000	Nhon Toai Quach	42390P5727	4002
8791 75	590 04/06/2004		EXAM	INER
BLAKELY S	OKOLOFF TAYLOR &	LOHN, JOSHUA A		
	12400 WILSHIRE BOULEVARD, SEVENTH FLOOR LOS ANGELES. CA 90025			PAPER NUMBER
EGS AMOLEL	5, 671 90025	•	2114	13

DATE MAILED: 04/06/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/676,311	QUACH ET AL.				
Office Action Summary	Examiner	Art Unit				
	Joshua A Lohn	2114				
The MAILING DATE of this communica Period for Reply	tion appears on the cover sheet with	i the correspondence address				
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICA - Extensions of time may be available under the provisions of 3 after SIX (6) MONTHS from the mailing date of this communical fit the period for reply specified above is less than thirty (30) of the fixed period for reply is specified above, the maximum statute. Failure to reply within the set or extended period for reply will, any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	ATION. 7 CFR 1.136(a). In no event, however, may a repeation. ays, a reply within the statutory minimum of thirty only period will apply and will expire SIX (6) MONTI, by statute, cause the application to become ABA	oly be timely filed (30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed of	on <u>19 <i>March 2004</i></u> .					
2a) This action is FINAL . 2b)	This action is FINAL. 2b)⊠ This action is non-final.					
3) Since this application is in condition for	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ⊠ Claim(s) <u>1-3,6-8,11-13 and 16-18</u> is/are 4a) Of the above claim(s) is/are 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-3,6-8,11-13 and 16-18</u> is/are 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction	withdrawn from consideration.					
Application Papers						
9) The specification is objected to by the E 10) The drawing(s) filed on 29 September 2 Applicant may not request that any objectio Replacement drawing sheet(s) including the 11) The oath or declaration is objected to by	(2000) is/are: a) \square accepted or b) \square in to the drawing(s) be held in abeyance correction is required if the drawing(s)	e. See 37 CFR 1.85(a). i) is objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for a) All b) Some * c) None of: 1. Certified copies of the priority do 2. Certified copies of the priority do 3. Copies of the certified copies of the application from the International * See the attached detailed Office action for	cuments have been received. cuments have been received in Ap the priority documents have been re I Bureau (PCT Rule 17.2(a)).	plication No eceived in this National Stage				
Attachment(s)	_					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO- 		mmary (PTO-413) /Mail Date				
3) Information Disclosure Statement(s) (PTO-1449 or PTo- Paper No(s)/Mail Date	- · · · /	ormal Patent Application (PTO-152)				

Art Unit: 2114

DETAILED ACTION

Response to Arguments

Applicant's arguments filed 3/19/04 have been fully considered but they are not persuasive.

As to the applicant's arguments relating to claim 1 the examiner respectfully disagrees. The examiner acknowledges that the ITLB.ed entry of Ross is limited to the instruction being executed, and not associated with the data that is being loaded. The examiner feels that the claims, as amended, are still disclosed in the teachings of Ross. Ross states that the ITLB.ed instruction deferral bit is defined to specify whether exceptions raised by speculative loads of instructions are deferred automatically, see column 7, lines 63-67. The loading of the instruction can be broadly interpreted as loading a memory value, as the instruction is stored in memory up to this point. Following from such a reasonable interpretation it is shown that Ross teaches the limitations of claim 1, as amended. The further limiting of the definition of faults to include only those "caused by errors in memory values" can be interpreted to include both instructions and data stored in memory. This interpretation supports the rejection of claim 1 under Ross as stated below.

As to the applicant's arguments relating to claim 2 the examiner respectfully disagrees. The examiner acknowledges that the PSR ed value is a bit in the processor status register that indicates that the hardware should not reissue the memory reference, column 11, lines 4-14. But with respect to the applicant's argument that the bit is not associated with the returned value, as is claimed in Claim 2 of the application, the examiner respectfully disagrees. The PSR ed value is directly related to the failure of a load operation, see column 11, lines 5-8. This dependence

Art Unit: 2114

upon the results of load operation, which loads an instruction from memory, see column 10, lines 51-67, show that even though the PSR.ed value is part of a processor state, it is associated with, and directly dependent form, the value returned during a memory load operation. This association supports the rejection of claim 2 in view of Ross, which is stated below.

The examiner respectfully disagrees with the applicant's opinion of the patentability of claim 1, and claim 3 is rejected below as a result.

Applicant's arguments with respect to claims 6-8, 11-13, and 16-18 are moot, as these claims have not been amended from the previous rejection. However, the examiner shall interpret these claims as if they are amended to reflect the changes to claims 1-3 for the purpose of this action to reflect the obvious desires of the applicant. As such, these claims will be rejected under the same grounds as claims 1-3 for the reasons mentioned above, and in the following rejection.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3, 6-8, 11-13, and 16-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Ross et al., United States Patent number 5,915,117, published June 22, 1999.

As per claim 1, Ross discloses a method of handling memory errors, in the form of memory exceptions, see column 1, lines 13-16. Ross also discloses receiving and retaining

Art Unit: 2114

control of a machine from an executing program after an error in a memory value is detected while executing a memory load request issued by the executing program to retrieve the memory value from the memory. This is shown in figure 1, where the memory handler controls the flow of instructions during the execution of a load operation initiated by the executing program, see boxes 102-110, where all load requests and any exceptions, or errors, are handled before the load execution is completed by the processor and control is returned to the executing program. All load requests include memory values, in the form of instructions, see column 7, lines 6-67. Ross discloses receiving a speculative load indication that is true if the memory load request was issued speculatively, the speculative load indicator being provided during compilation, see column 3, lines 49-51. Ross also discloses reading a fault deferral indication that is true if faults caused by errors in memory values can be deferred, the fault deferral indication being set before the error in the memory is detected, the fault deferral indication being the ITLB.ed entry, see column 6, lines 48-50, which is set during compilation and reflects faults caused by errors in the instruction values located in memory, and before any execution based error can occur, see column 9, lines 19-21. If the fault deferral indication is true and the speculative load indication is true, Ross discloses providing an error indication that the returned memory value is invalid. This is disclosed in figure 1, where if fault deferral indication, 105, and speculative load indication, 104, are both true the hardware will return a deferred exception indicator in the destination register to indicate the memory value is invalid, 109. Finally, Ross discloses returning control of the machine to the executing program at the point after previous load execution, 111 in figure 1.

Art Unit: 2114

As per claim 2, Ross discloses the error indication is a flag bit associated with the returned memory value. This is shown in the PSR.ed value that indicates a deferred exception, see column 10, line 66 through column 11, line 25. This deferred exception relates directly to the load operation of the instruction from memory, see column 10, lines 51-67.

As per claim 3, Ross discloses the error indication is setting the returned memory value to an invalid value. This is shown in the return value to the destination register being the deferred exception indicator, which is inherently an invalid memory value to allow it to be an accurate indicator.

As per claims 6-8, the limitations of these claims are the same as those rejected for claims 1-3 above, but in the form of a machine-readable medium. Ross teaches of implementing the methods described above in software, which is a machine-readable medium, see column 1, lines 14-17.

As per claims 11-13, the limitations of these claims are the same as those rejected for claims 1-3 above, but include an interface to receive a value from a memory coupled to the machine. Ross discloses the use of memory loads, which require that an interface exist to receive these values from memory, see column 3, lines 30-35.

As per claims 16-18, the limitations of these claims are the same as those rejected for claims 1-3 above, but including a machine-readable medium executed by the machine. The ability to load from memory indicates that Ross discloses a coupling between memory and the machine executing the invention, see column 3, lines 30-35. Ross discloses this machine executing machine-readable software, see column 1, lines 14-17.

Art Unit: 2114

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joshua A Lohn whose telephone number is (703) 305-3188. The examiner can normally be reached on M-F 8-4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoleil can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JAL

SCOTT BADERMAN PRIMARY EXAMINER Page 6